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Three-dimensional micromachined inductors are fabricated on high-resistivity 10 k cm and
low-resistivity 10  cm Si substrates using a stressed metal technology. On high-resistivity Si
substrate with low-k dielectric material SU-8™, this technology achieves a quality factor Q of 75
for a 1 nH inductor at frequencies around 4 GHz and a self-resonant frequency fsr above 20 GHz.
Using Si bulk micromachining to etch away the low-resistivity Si substrate with a combination of
deep reactive ion etching and tetramethyl ammonium hydroxide etching methods, a 1.2 nH inductor
achieves a peak quality factor Q of 140 at a frequency of 12 GHz with a self-resonant frequency fsr
above 40 GHz. The dependence of high-frequency performance on the inductor’s variables, such as
the number of turns, turn-to-turn gap, and substrate type, has been investigated. Excellent
performance is achieved by removing the substrate due to the complete elimination of substrate
losses and the reduction of the parasitic capacitance. This technology is simple and provides high
performance integrated inductors on Si or compound-semiconductor platforms. © 2007 American
Vacuum Society. DOI: 10.1116/1.2433984
I. INTRODUCTION
Deep submicron complementary metal-oxide semicon-
ductor CMOS and SiGe bipolar CMOS processes have re-
cently enhanced the performance of Si-based radio frequency
integrated circuits rf ICs up to microwave frequencies.
With cutoff frequency fT and maximum oscillation frequency
fmax of these transistors approaching 200 GHz,1 integrated
inductors have become one of the bottlenecks in designing
state-of-the-art radio frequency rf integrated circuits. Inte-
grated inductors play an important role in the performance
achieved by several rf blocks such as voltage controlled os-
cillators, low-noise amplifiers, filters, mixers, and power
amplifiers.2–5 The performance of these blocks at high fre-
quency is determined by inductors’ Ohmic and dielectric
losses, resonant effects, dispersion, and parasitic radiation.
The impact of these high-frequency effects on circuit perfor-
mance is measured by the quality factor Q and resonant fre-
quency fsr. The quality factor of an inductor Q is defined by
the ratio of the energy stored in the inductor magnetic en-
ergy by energy dissipated in the form of heat. Higher Q
inductors help minimize rf power loss, rf noise, phase noise,
and dc power consumption of rf IC circuits, while at the
same time tending to increase gain and efficiency of such
circuits.
Implementing rf circuit blocks on integrated circuit tech-
nology introduced integrated spiral inductors that are com-
patible with the IC technology.6,7 The drawback is that these
inductors are characterized by relatively low quality factors.8
This quality factor is determined by the inductor geometry,
the type of interconnect metal Al, Au, or Cu,9 the thickness
of the metallization, the vertical distance between underpass/
air bridge to the inductor windings,10 and the dielectric loss
of the substrate. Recent work has shown that removal of the
substrate below the inductor structure can increase Q by two
to three times.11 This substantial improvement in Q is due to
the reduction of the substrate parasitic capacitance and para-
sitic loss due to the fringing electric fields in the substrate.
In two-dimensional 2D spiral inductors, the coil axis is
perpendicular to the substrate; thus the magnetic flux pen-
etrates the substrate in a perpendicular fashion. If the sub-
strate is lossy, i.e., has free charge carriers, the magnetic flux
induces an eddy current circular movement of electrons
around the magnetic flux and eventual phonon scattering,
resulting in heat generation in the substrate. Therefore, part
of the stored energy will be wasted to heat, which means the
quality factor of the inductor is degraded.
To improve the quality factor of 2D planar inductors,
other research groups have developed alternative technolo-
gies, such as shielding layers,12 thick metal layers,13 and air
bridges14,15 to create microelectromechanical system
MEMS inductors. Floating-shielded bond pads12 show 15%
less parasitic capacitance and over 60% higher shunt equiva-
lent resistance compared to standard on-chip inductors.
Suspended-spiral14 and overhang15 inductors developed to
achieve high quality factors have achieved Q’s in the order
of 70 at 6 GHz 1.38 nH inductor14. These technologies
need more complex processing that is often incompatible
with standard IC fabrication. Other technologies more com-
patible with IC fabrication that enable high Q inductors have
been reported. High quality wafer-level packaging WLP
inductors16–18 offers novel opportunities for the realization of
high-quality on-chip inductors needed in rf front ends. For
WLP inductors, a thin low-k dielectric layer benzocy-
clobutene reduces substrate losses and the parasitic capaci-
tance to the patterned ground shield. Quality factors in the
order of 47 at 5 GHz for a 1.8 nH inductor have been
reported.16aElectronic mail: dweon@ecn.purdue.edu
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Compared with 2D spiral inductors, three-dimensional
3D inductors which are elevated over the substrate have the
advantage of reduced substrate loss and reduced effective
dielectric constant. In 3D inductors, magnetic flux is mostly
parallel with the substrate surface above the substrate, result-
ing in less flux penetration into the lossy substrate. Substan-
tially lower eddy currents are generated, resulting in an in-
crease in the quality factor of the inductor. A complete
elimination of eddy currents is possible through the removal
of the substrate underneath the inductor, as shown in this
work.
3D inductors typically demonstrate a very high self-
resonant frequency. The bulk of the 3D device resides in the
air, resulting in reduced effective dielectric constant, as op-
posed to 2D spiral inductors with an effective dielectric con-
stant of average of Si and air. This reduces the parasitic
capacitance Cpar of the 3D device. Therefore, as seen by the
following equation, significantly higher self-resonant fre-
quencies fsr compared to spiral inductors are achieved.
fsr = 1LCpar . 1
There have been various reports on technologies devel-
oped for on-chip 3D inductors including the alumina core 3D
inductor,19 metal via processes utilized in the inductors,20–22
and the MoCr self-assembled out-of-plane 3D inductor.23
These technologies have resulted in an excellent perfor-
mance for 3D inductors with maximum quality factors of
30–70 and self-resonant frequencies of 2–15 GHz. These
technologies, however, either are not fully compatible with
Si microfabrication technology or require nonconventional
processing steps that make the integration of these inductors
in microelectronic circuits very challenging. The self-
assembled out-of-plane MoCr inductors reported in the
literature23 have been adopted for IC fabrication at frequen-
cies smaller than 2 GHz.
In this work, high-Q 3D inductors targeted for rf and mi-
crowave frequencies are fabricated on Si substrate using a
three fabrication step stressed metal technology that is com-
patible with Si and compound-semiconductor microfabrica-
tion. The presence of a low-k dielectric SU-8™ material
under the inductors proved to increase the self-resonant fre-
quency fsr. The developed stressed metal technology has
been combined with Si bulk micromachining technology to
remove the substrate underneath the inductor and to totally
eliminate dielectric losses. This resulted in a significant boost
to the quality factor and self-resonance frequency of the 3D
inductors.
In the following section, we describe the details of the
technology used to develop 3D micromachined inductors. In
Secs. III and IV, we report the high-frequency characteriza-
tion and modeling of the 3D inductors. Finally, Sec. V pro-
vides a discussion of the findings of this work.
II. FABRICATION
The technology used to develop high-Q three-dimensional
inductors in this work is based on a recently developed
stressed metal technology.24,25 Unlike the 3D inductor devel-
oped by Palo Alto Research Center,23 which uses a sputtered
MoCr metal layer to achieve high stress in the metal and to
create the inductor loops, our fabrication technology is based
on depositing a combination of Cr and Au thin metal layers,
which are compatible with integrated circuit fabrication. Ad-
ditionally, we have optimized the process for geometries
metal width, thickness, and winding diameter to obtain in-
ductors with optimum performance in a 1–15 GHz fre-
quency range.
By adjusting the thickness of the deposited Cr and Au
layers, one can achieve the right amount of stress compres-
sive in lower metal and tensile in upper metal such that
upon releasing the Cr/Au metal fingers from a sacrificial
layer, the two ends of each metal finger bend upward and
meet the neighboring fingers, as shown in scanning electron
microscopy SEM pictures of the 3D inductor of Fig. 1. A
final Au electroplating step is performed to improve the
metal contact resistance and to augment the rigidity of the
structure.
As one can see, the height of the inductor structure is
more than 300 m which is not compatible with current
packaging technologies. Alternative packaging techniques
such as encapsulating the structure in a Si cavity not only
allows for packaging of the structure but also provides an
effective shielding technique to mitigate undesired couplings
in these structures. Additionally, 3D packaging technologies
targeted for nonplanar devices such as MEMS and 3D pas-
sive elements can be utilized.26,27
FIG. 1. a SEM picture of a 3D inductor. b SEM picture of a microma-
chined 3D inductor.
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To investigate the effects of the loss and parasitic capaci-
tance of the substrate on the performance of the inductors
and to obtain high-quality factors at frequencies higher than
1 GHz, we have developed three different variations of the
technology. In the first scheme, the stressed metal combina-
tion is printed directly on a 0.85 m SiO2 layer which is
grown on the top of high-10 k cm or low-resistivity
10  cm Si substrates. The second scheme uses either a 6
or a 20 m SU-8™ as a low-k dielectric layer dielectric
constant, 3.9 on top of a high-resistivity Si 10 k cm sub-
strate to reduce the loss of the Si substrate and decrease the
parasitic capacitance associated with the inductor fingers. A
0.85 m SiO2 layer is also grown between the low-k dielec-
tric layer and the Si substrate for good adhesion. The third
scheme uses the above 3D stressed metal technology on a
low-resistivity 10  cm Si substrate in combination with a
backside Si bulk micromachining to completely eliminate the
lossy substrate below the inductor structure. In addition to
engineering the substrate loss by introducing a low-k dielec-
tric material or by backside micromachining, we have also
varied the number of turns and turn-to-turn gap of the induc-
tors to study the relevant effects. The winding metal diam-
eter, width, and metal thickness were optimized to fixed val-
ues of 300, 45, and 5 m, respectively, to obtain high
performance in a multigigahertz frequency range.
The steps in the first and second scheme are shown in Fig.
2. A hard-baked photoresist AZ1518 sacrificial layer with a
thickness of 2 m defined by a photolithographic process is
deposited Fig. 2a on top of the substrates. The substrate
of the first scheme consists of 0.85 m SiO2 and high-
10 k cm or low-resistivity 10  cm Si. The substrate of
the second scheme consists of 0.85 m SiO2, 6 or 20 m
SU-8™ 2005 and high-resistivity 10 k cm Si. Using an
e-beam evaporation process, a combination of chromium
Cr and gold Au metal layers with thicknesses of 0.2 and
0.8 m, respectively, is formed Fig. 2b. A photoresist
AZ1518 mask for wet etching of metal finger patterns is
defined. Chromium and gold layers are etched by chromium
and gold etchants, respectively Fig. 2c. To release the
metal fingers, the sample is put in a Baker-PRS2000 positive
resist stripper solution for 1 h. During the releasing step, the
top photoresist and sacrificial photoresist layer underneath
metal fingers are removed, and the released metal fingers
bend upward Fig. 2d. At the end of this step, both ends of
metal fingers meet the neighboring fingers and form a three-
dimensional inductive structure Fig. 2e. A 4 m Au elec-
troplating step is performed to improve the conductivity of
the three-dimensional metal windings and the stiffness of the
three-dimensional structure. The process achieves a very
high yield over 90% device yield when excluding the edges
of the wafer in a university clean room environment without
using any critical point drying step.
Figure 3 shows process steps of the 3D inductors fabri-
cated on a micromachined substrate. In this scheme, using
deep reactive ion etching, a partial etching of the backside of
the Si substrate is performed first Fig. 3a. Then, the three-
dimensional inductors are fabricated Figs. 3b and 3c on
these partially etched areas using the Cr and Au stressed
metal technology using the technology shown in Fig. 2. Fi-
nally, the remaining Si substrate underneath the 3D inductors
is etched away by 20 wt % tetramethyl ammonium hydrox-
ide at 70 °C Fig. 3d.
FIG. 2. Process flow for fabrication of an integrated 3D inductor.
FIG. 3. Process flow for fabrication of an integrated 3D inductor on a mi-
cromachined Si substrate.
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III. RF CHARACTERIZATION
Using the developed fabrication processes, various induc-
tors with varying number of turns and turn-to-turn gaps are
fabricated on a variety of substrates. These inductors had an
effective diameter of 300 m 360 m for inductors on a
micromachined Si substrate and metal thickness of 5 m.
The S parameters of all these inductors were measured with
an Agilent 8510XF network analyzer for frequencies up to
40 GHz. As it is difficult to accurately measure high values
of the quality factor, due to the very small loss values, care-
ful calibration and repeatable deembedding of the pad para-
sitics have been performed by measuring the matched
patterns.28 Several devices of the same geometry have been
measured to ensure low measurement errors. In this experi-
ment, a short-open-load-thru calibration method was em-
ployed. The following observations are made.
A. Effect of the number of turns
Figure 4 shows the quality factor Q and the inductance
value L extracted from S parameters for two-turn and three-
turn inductors. These inductors are fabricated on a 20 m
thick SU-8™ dielectric layer spun on the top surface of a
high-resistivity Si substrate. As can be seen from the figure,
a peak Q of 71 for the two-turn inductor is achieved at a
4 GHz frequency. The self-resonant frequency of the induc-
tor is 36.5 GHz. For the three-turn inductor, a maximum
quality factor Qmax of 78 and a self-resonant frequency of
24 GHz are observed. The maximum quality factor Qmax
slightly increases with increasing the number of turns since
the effects of the metal loss and substrate coupling in these
3D inductors are not increasing as fast as the value of the
inductance. In terms of the effective inductance value, an
increased number of turns results in a higher effective induc-
tance value. The self-resonant frequency decreases with the
increasing number of turns because of a significant increase
in the value of the inductance almost doubled from two to
three-turns and increased distributed turn-to-turn capaci-
tance.
B. Effect of the turn-to-turn gap
We have fabricated and characterized 3D inductors with
two different turn-to-turn gaps 9 and 15 m on a 0.85 m
thick SiO2 layer deposited on a high-resistivity Si substrate.
The results are shown in Fig. 5, where the inductor with the
higher turn-to-turn gap 15 m has a higher quality factor Q
in the entire frequency range up to the self-resonant fre-
quency. The effective inductance value and the self-resonant
frequency, however, seem to be unaffected by the turn-to-
turn gap value. This indicates that the turn-to-turn gap con-
tribution to the parasitic capacitance is minimal for gaps of 9
and 15 m.
C. Substrate effects
To investigate the effects of substrate loss and parasitic
capacitance on the performance of a 3D inductor, we devel-
oped three different variations of the technology. In the first
scheme, the stressed metal combination is deposited directly
on a 0.85 m oxide layer. The substrate in this case is either
a low-resistivity 10  cm or a high-resistivity 10 k cm
silicon with 450 m thickness. In the second scheme we
have tried to boost the self-resonance frequency and quality
factor by using either a 6 or a 20 m SU-8™ as a low-k
dielectric layer. Incorporation of a low-k dielectric layer re-
duces the overall loss and also reduces the value of the para-
sitic capacitance. In the third scheme we have suspended the
3D inductor on a thin dielectric layer by etching the Si sub-
strate from the backside using bulk micromachining pro-
cesses. A comparison between the inductance values and the
quality factors of the first two technologies high- and low-
resistivity substrates with and without low-k dielectric for
two-turn inductors is shown in Fig. 6. Substrate loss does not
FIG. 4. Inductances Leff and quality factors Q of two- and three-turn 3D
inductors on a SU-8 20 m substrate.
FIG. 5. Inductances Leff and quality factors Q of two-turn 3D inductors
with different turn-to-turn gaps.
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seem to affect the inductance value. This fact is indepen-
dently confirmed by performing electromagnetic structural
simulation using Ansoft HFSS. The quality factor and self-
resonant frequency, however, are influenced strongly by sub-
strate loss. The thicker the dielectric layer, the higher the
value of the maximum quality factor Qmax and the higher the
self-resonant frequency fsr. This is due to the reduced dielec-
tric loss and the reduced value of the effective dielectric
constant. When the substrate is removed from the backside,
the resulting inductors achieve a very high-quality factor,
as shown for one- and two-turn inductors see Fig. 7.
Also, since the winding diameter is increased from
300 to 360 m, the inductance value for the same number of
turns is higher compared to previous cases. A peak quality
factor of 140 and a self-resonant frequency above 40 GHz
were achieved for a one-turn inductor with an inductance
value of 1.2 nH. The inductor had a quality factor higher
than 50 for frequencies from 5 to 25 GHz.
IV. 3D INDUCTOR MODELING
Developing equivalent circuit models for 3D inductors
not only helps us understand the physical limitation of induc-
tors in terms of inductance value, quality factor, and self-
resonance frequency, but is also useful to circuit designers in
incorporating these models in SPICE-compatible circuit simu-
lators. By their nature, 3D inductors are distributed devices.
Thus the accuracy of their equivalent models is limited. In
order to derive an accurate inductor model, it is critical to
identify the relevant parasitics and their frequency effects.
Since inductors store magnetic energy, the Ohmic resistance
R and parasitic capacitance C adversely impact their per-
formance. The parasitic capacitance stores unwanted electric
energy, while the loss resistance dissipates energy.
The schematic view of a typical 3D inductor shown in
Figs. 8a and 8b highlights the parasitics presented in the
FIG. 6. Inductances Leff and quality factors Q of two-turn 3D inductors
fabricated on different substrates.
FIG. 7. Measured quality factor and inductance value of one-turn and two-
turn inductors fabricated with 45 m width on a SiO2 diaphragm.
FIG. 8. Schematic view of a 3D inductor and its parasitics. a Cross-section
view and b top view. c Physical model of the perfectly symmetrical 3D
inductors developed in this work.
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physical model. The circuit model of the inductor is directly
related to the circuit layout or fabrication technology, the
inductor geometry, and the constitutive characteristics of the
substrate. As shown in Fig. 8, the inductance and resistance
of the 3D inductor are represented by the inductance L and
the series resistance R, respectively. The oxide and SU-8
capacitances are modeled by the series capacitances Cox and
CSU-8. The capacitance and resistance of the silicon substrate
are modeled by Cs and Rs. Cpad1 represents the combined
capacitance of the turn-to-turn capacitance in the air
Cturn-to-turn and the capacitance between the pad areas on the
substrate surface Cpad. Figure 8c represents the physical
inductor model extracted for the three-turn 3D inductor on a
high-resistivity Si substrate. Note that while traditional 2D
spiral inductors are not physically symmetrical, the 3D in-
ductors are completely symmetrical, thus resulting in a sim-
plified equivalent model.
The analysis of the inductors in this study was performed
using Agilent advanced design system ADS software by ex-
tracting equivalent circuit parameters from experimental data
obtained from S-parameter measurements. Based on the ac-
tual layout of the 3D inductors, parasitic values were first
estimated and then fine tuned by both phase and magnitude
optimization. Figure 9 shows a comparison between the mea-
sured and modeled three-turn 3D inductor. Even though the
inductance value from the equivalent model completely
matches that of the measurements, there is a minor mismatch
between the Q-factor curves. This is attributed to small cali-
bration and measurement errors that are inevitable in mea-
suring high-Q inductors.
V. CONCLUSION
Various 3D integrated inductors based on a stressed metal
technology and optimized for a multigigahertz frequency
range are fabricated, characterized, and modeled. Using this
process, the inductors fabricated on a micromachined Si sub-
strate achieve record high self-resonant frequencies above
40 GHz and quality factors as high as 140. For a 1.2 nH
inductor, measured quality factors in excess of 100 are
achieved over a range of 7–18 GHz. For the same inductors,
the quality factor of above 50 is achieved in the frequency
range of 3–25 GHz. Three-turn inductors fabricated on a
low-k dielectric with a high-resistivity Si substrate exhibited
a maximum quality factor of 78 and a self-resonant fre-
quency of 24 GHz.
By experimentally studying the effect of different num-
bers of turns, different turn-to-turn gaps, and different sub-
strates, the following conclusions are deducted.
1. For 3D inductors studied in this work, the inductance
value increases in a quadratic manner with the number of
turns.
2. Increasing the turn-to-turn gap from 9 to 15 m increases
the quality factor but does not affect the inductor value
and its self-resonant frequency. There is, however, an op-
timum gap value deducted from electromagnetic simula-
tions. As the turn-to-turn gap increases, the fringing mag-
netic field that enters the lossy Si substrate increases,
resulting in Q degradation. The optimum gap value that
results in maximum Q for our 3D inductor geometries is
found, by using HFSS simulation, to be 15 m for a high-
resistivity Si substrate with 0.85 m of oxide.
3. Increasing the thickness of the low-k dielectric material
increases the quality factor at higher frequencies and im-
proves the self-resonance frequency.
4. Increasing the resistance of the Si substrate improves the
quality factor significantly but does not affect the self-
resonant frequency.
5. For turn to turn gaps of 9 and 15 m, the effect of turn-
to-turn capacitance is insignificant. The parasitic capaci-
tance in this case is dominated by small metal footprints
that the 3D inductor leaves on the substrate.
6. Excellent performance is achieved by removing the sub-
strate due to the complete elimination of substrate losses
and the reduction of the parasitic capacitance.
7. The equivalent circuit model of 3D inductors is fully sym-
metrical and thus easy to extract.
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